#### State Reduction: What is state The reduction of the number of flip-flops in a sequential circuit is referred to as the state reduction problem. When **Reduction?** designing complex state machines, it often happens that there are equivalent states that can be grouped together to obtain a more efficient implementation State Reduction State-reduction algorithms are concerned with procedures for reducing the number of states in a state table, while Techniques keeping the external input-output requirements unchanged. Since (N) flip-flops produce (2<sup>N</sup>) states, a reduction in the number of states may (or may not) result in a reduction in the number of flip-flops. An unpredictable outcome in reducing the number of flip-Equivalent flops is the possibility that the equivalent circuit (with fewer Machines flip-flops) may require more combinational gates. **Equivalent Machines** Assume that we have found a sequential circuit whose state diagram with a reduced number of states. We wish to compare it with the unreduced circuit state diagram. If identical input sequences are applied to the two circuits and identical outputs occur for all input sequences, then the two circuits are said to be equivalent (as far as the input-output is concerned) and one may be replaced by the other.

The problem of state reduction is to find ways of reducing the number of states in a sequential circuit without altering the input-output relationships.



#### State minimization Basic idea:

Two states are not equivalent if they have different output values

Two states are not equivalent if at least one of their k-successors are not equivalent



В z =0

#### State Reduction by Partitioning

The minimization procedure first considers the states of a machine as a set and then breaks this set into partitions that are not equivalent.

A partition consists of one or more blocks

 – each block contains states that may be equivalent
 – different blocks contain states that are definitely not equivalent

Example State Minimization:



Prese	nt Ne	Next state		
state	w = 0	w = 1	z	
A	В	С	1	
B	D	F	1	
C	F	Е	0	
D	B	G	1	
E	F	С	0	
- F	E	D	0	
G	F	G	0	
-				

#### We start with one block containing all states • P1= (ABCDEFG) Next state Output Present Stage state Ζ w = 0w = 1which states have different outputs? В C 1 А BD has output z = 1 В D F 1 EFG have output z = 0, C F E 0 => P2= (ABD) (CEFG) D В G 1 C E F 0 F E 0 D G F G 0 States A, B, D can therefore never be equivalent to any of the conditions C, E, F, G so they form *different groups* =0 Next state Output Present P2= (ABD)(CEFC state w = 0w = 1В C 1 A F Stage 2 В D 1 С F Е 0 – Which states have different k-successors? D В G 1 F E С 0 F E D 0 Block ABD G F G 0 - 0-successor: A -> B, B-> D, D -> B (all transitions go to the same block) 1/successor: A -> C , B -> F , D -> G (all transitions go to the same block) ABD Block CEFG - 0-successor: C -> F , E -> F , F -> E , G -> F (all transitions goto . the same block) – 1-successor: C -> E, E -> C , F -> D, G -> G (F -> D goes to another block) => P3= (ABL CEG

# P3= (ABD) (CEG) (F)

Step 3 - What states hree different k-successors?

Block ABD

- 0-successor: A-> B, B -> D, D -> B (all transitions go to the same block)

- 1-successor: A -> C, B -> F, D -> G (B -> F goes to another block)



Block (CEG)

- 0-successor: C -> F-> E -> F, G -> F (all transitions go to the same block)

– 1-successor: C -> E, E -> C, G -> G (all transitions go to the same block)

=> P4= (AD) (B) (CEG) (F)

P4= Έ

Next partition P5 becomes the same as P4. Thus the procedure is finished.

States in each block are equivalent

if they were not, their k-successors would have to be in different blocks

A becomes the representive of AD and C represents CEG.

#### $P_4 = (AD)(B)(CEG)(F) = (A)(B)(C)(F)$









Present	Next	Output	
state	w = 0	w = 1	z
А	В	С	1
В	D	F	1
С	F	Е	0
D	В	G	1
E	F	С	0
F	Е	D	0
G	F	G	0



4 states needs 2 flip-flops  $(2^2 = 4)$ .

А

B C F

# State Reduction IMPLICATION CHARTS

FSM with one input X, and one output Z: (transitions are labelled X/Z)

State diagrams should never be used for state reduction. In more complex systems it is very easy to miss possible state reductions due to the complexity of the diagrams involved.



Present	Next state		Output Z	
state	<i>X</i> =0	<i>X</i> =1	<i>X</i> =0	<i>X</i> =1
A	G	В	1	0
В	F	А	0	1
C 🗸	С	F	1	0
D	G	E	1	0
E	Н	G	0	1
F	С	А	0	1
G	D	Н	1	0
Н	E	D	0	1



					Present	Next	state	Outp	out Z
		2. Wher	e states de	o not have <sup>.</sup>	state	<i>X</i> =0	<i>X</i> =1	<i>X</i> =0	X=1
-		l outpu	ts, place ar	ıх	TA.	G	В	1	0
В	$\times$		lla	Same	B	F	А	Q	1
C		$\searrow$		far	С	С	F	1	0
C					D	G	E	1	0
D		$\searrow$			E	Н	G	0	1
					F	С	Α	0	1
Е	$\sim$		$\succ$	$\succ$	G	D	Н	1	0
					Н	E	D	0	1
F	$\times$		$\times$	$\times$					
G		$\times$			$\times$	$\left \right>$	<		
Ц	$\sim$		$\searrow$	$\searrow$			<u> </u>	$\overline{}$	-
11	$\land$		$\wedge$	$\land$				$\overline{\ }$	、
	А	В	С	D	Е	F		G	

_						
	Present	Next state		Output Z		
w	state	<i>X</i> =0	<i>X</i> =1	<i>X</i> =0	<i>X</i> =1	
	A	G	В	1	0	
	В	F	А	0	1	
	C	3	F	1	0	
	¢	G	Е	1	0	
	E	Н	G	0	1	
	F	С	А	0	1	
٦l	G	D	Н	1	0	
	Н	Е	D	0	1	
41						

3. Where states have the same output, put equalities in the box









7. Draw reduced state table

Present	Next state		Output Z	
state	<i>X</i> =0	<i>X</i> =1	<i>X</i> =0	<i>X</i> =1
А	D	В	1	0
В	F	А	0	1
С	С	F	1	0
D	D	E	1	0
E	E	D	0	1
F	С	А	0	1



- Lines are placed on the merger diagram with regards to all possible equivalences
- Polygons formed by these lines with all their sides displayed are to be found.
- The triangle GDH determines that G=D=H must be true



□ We are left with an arbitrary decision between A=B and A=C



□ We are left with an arbitrary decision between A=B and A=C

