L1 Cache
How is the L1 Cache implemented? Using Registers?
NO, the L1 cache is made of Static RAM cells.
Size: Typically between 16 KB to 128 KB per core.
L1 cache is a larger pool of memory that serves as a buffer between the relatively slow main memory (RAM) and the very fast CPU registers.