Register-Transfer Level

Register-transfer level (RTL) is a design abstraction which models a synchronous digital circuit in terms of the flow of digital signals (data) between hardware registers, and the logical operations performed on those signals.

Register Transfer Language is very close to the assembly language, used to describe data flow at the register level of an architecture.

We use RTL abstraction is used in like Verilog and VHDL to create high-level representations of a circuit, from which lower-level representations and ultimately actual wiring can be derived. Design at the RTL level is typical practice in modern digital design.

High performance Systems-on-Chip