VHDL
Useful for companies, people actually put it in their resumes.
The VHDL language uses two main parts to describe a design unit (hardware block):
- Entity declaration: declares the design unit name and the ports
- Architecture description: implements the actual functionality of the entity.
