Coprocessor unit attached to RISC-V core which is mostly sequenced by RISC-V instruction stream but has additional state and instruction set extensions