Edge-Triggered Clocking

This is a clocking scheme in which all state changes occur on a clock edge.