Block Linear Memory Layout (BL)
Saw this in the VPI codebase, and it seems proprietary to them.
Block linear layout is to optimize the coherence of 2D (and 3D) access patterns both for reading and writing purposes.
This has related ideas to Shared Memory?
For block linear surfaces, depends on the architecture, it will have a different vertical arrangement.